- VLSI之硬體語言設計-使用Verilog 308pdf (1篇回复)
- 集成电路的后端设计 (1篇回复)
- UMC-Synopsys 90nm Multi-Vt Reference Design Flow (0篇回复)
- Synopsys 工具简介 (0篇回复)
- IBM-Synopsys Reference Flow provides low-risk path to IBM foundry silicon (0篇回复)
- Synopsys VCS Jumpstart Training (0篇回复)
- SYNOPSYS PrimeTime User Guide Advanced Timing Analysis 415PDF (1篇回复)
- Quartus II 的三步驟設計編譯 (2篇回复)
- synopsys Astro Advanced Physical Optimization,Placement and Routing Solution (1篇回复)
- SYNOPSYS PrimeTime Golden Timing Signoff Solution and Environment (1篇回复)
- SYNOPSYS PrimeTime® SI User Guide 204pdf (2篇回复)
- ALTERA Quartus-II-Quick-Start (0篇回复)
- synopsys primetime support Quartus II 9.0 Handbook volume 3 (0篇回复)
- synopsys Expanding the Synopsys PrimeTime® Solution with Power Analysis (1篇回复)
- SYNOPSYS PrimeTime Tutorial 89pdf (0篇回复)
- Introduction to PrimeTime and the Tutorial1 (0篇回复)
- Synopsys PrimeTime® SI The Signal Integrity Sign-off Solution (0篇回复)
- MAX II 迄今成本最低的CPLD (1篇回复)
- PrimeTime Static Timing Analysis Tool (0篇回复)
- cypress Methodology to Achieve Stringent Clock Skew Specifications using Astr (1篇回复)
- 中国台湾国立联合大学电子工程系 FPGA系統設計實務 (0篇回复)
- Virtuoso Editing的使用简介 (3篇回复)
- 后模拟步骤 Post Layout simulation (3篇回复)
- HSPICE Quick Reference Guide (0篇回复)
- Floorplanning, shaping of black boxes and routing top level of a memory design (0篇回复)
- Floorplanning Principles (0篇回复)
- Standard Cell Based Design using Cadence PKS, Cadence Silicon Ensemble, Synop (0篇回复)
- 系統晶片設計-使用QuartusII 软件安装和设定 (1篇回复)
- 模拟集成电路设计精粹_[Willy M.C.Sansen著][清华大学出版社][2 (1篇回复)
- Cadence软件设计流程 (2篇回复)
- SYNOPSYS Astro STUDENT GUIDE 464PDF (1篇回复)
- Astro Recommended method (1篇回复)
- Astro中的布局布线流程和注意事项 (2篇回复)
- 可测性设计及DFT软件的使用 (0篇回复)
- VLSI Design Automation of a Montgomery Multiplier using Astro by Synopsys (0篇回复)
- Design of Systems on a Chip-Design and Test 237pdf (0篇回复)
- Design of Analog CMOS Integrated Circuits 693pdf (0篇回复)
- dc (0篇回复)
- Parallel processing using NIOS II processors (0篇回复)
- Astro Manual A guide to using Synopsys Astro in the Linux environment (0篇回复)
- Astro Advanced Topics 139pdf (0篇回复)
- 复旦大学 ASIC逻辑综合及Synopsys DC (0篇回复)
- An Automatic Physical Implementation Flow Based on Astro 2004.06-SP1-4 for Ch (0篇回复)
- ucb-analog circuits 加利福尼亚大学伯克利分校 University of Califo (0篇回复)
- Introduction to Synopsys Galaxy Design Platform (0篇回复)
- MAX+PLUSII 安裝與操作 (0篇回复)
- scmos (0篇回复)
- 使用 VHDL 描述计数器的设计、综合、仿真的全过程 (0篇回复)
- 集成电路掩模设计－基础版图技术 224pdf 双页 (1篇回复)
- 模拟IC设计 242pdf (1篇回复)
- 模拟集成电路设计_电流模法 446pdf (2篇回复)
- 模拟集成电路的分析与设计（翻译.第四版）839pdf (2篇回复)
- 基于运算放大器和模拟集成电路的电路设计(第3版)_[S.Franco (2篇回复)
- 美国国家半导体公司《运算放大器使用指南》翻译整理稿 (0篇回复)
- 集成电路器件电子学(Device Electronics for Integrated Circuits, 3rd E (0篇回复)
- 集成电路版图设计 307pdf (0篇回复)
- 基于Quartus II的FPGA_CPLD设计 (1篇回复)
- 国芯IC经典培训资料 (0篇回复)
- 高级验证方法学（中文版）（by mentor）262pdf (0篇回复)
- 多级运算放大器设计 (0篇回复)
- 全差分放大器 (0篇回复)
- 运算放大器的设计方法 (0篇回复)
- 运算放大器的稳定性 (0篇回复)
- 德国汉堡大学的硕士授课讲义 (0篇回复)
- 超大规模集成电路-系统和电路的设计原理 290pdf (0篇回复)
- 超大规模集成电路设计技术—从电路到芯片 514pdf (0篇回复)
- 安捷伦的中文培训教材 (1篇回复)
- 半導體器件-物理與工藝(Semiconductor Devices,Physics and Technology) (2篇回复)
- 超大规模集成电路设计方法与导论（清华）328pdf (1篇回复)
- Perl语言编程 (0篇回复)
- mos运算放大器原理设计应用李联 241pdf (8篇回复)
- CMOS射频集成电路设计(第二版)_[Thomas H.Lee著][电子工业出版 (1篇回复)
- DRC_LVS_Dracula (2篇回复)
- 南洋理工大学 - Analysis and Design of Phase Locked Loops (PLL & DLL (6篇回复)
- Designing Analog Chips 242pdf (1篇回复)
- CADENCE ASSURA(TM) PHYSICAL VERIFICATION & EXTRACTION SOLUTION Combined_D (3篇回复)
- 步进电机多轴联动DSP控制系统研究 (1篇回复)
- DRC_LVS_Diva (0篇回复)
- DRC_LVS_Calibre (0篇回复)
- Design techniques for high performance CMOS flash analog-to-digital converters (0篇回复)
- CMOS射频集成电路分析与设计 623pdf (0篇回复)
- CMOS电路模拟与设计-基于Hspice 348PDF (0篇回复)
- CIC RF CMOS DESIGN FLOW (0篇回复)
- Basics of CMOS Cell Design 449pdf (1篇回复)
- 中国台湾国立成功大学 System-on-a-chip(SOC) TESTING (1篇回复)
- CMOS VLSI设计原理和系统展望 425pdf (0篇回复)
- Analog Design for CMOS VLSI Systems 386pdf (0篇回复)
- cadence自动布局布线 Envisia Silicon Ensemble Place-and-Route (0篇回复)
- The Cadence Wireless Solution 119ppt (0篇回复)
- NC_Sign Off (0篇回复)
- Mixed Verilog/VHDL simulation with NC-Sim (0篇回复)
- Assura 2.0 (0篇回复)
- Hardware Software Co-Design A Case Study of Next Generation Single Chip PDA (0篇回复)
- CADENCE Verification Solutions Simulation through Emulation (0篇回复)
- CADENCE Envisia Datapath Synthesis Option (0篇回复)
- CADENCE Synthesis, Place & Route (0篇回复)
- Cadence’s Solution for High-Speed Design (1篇回复)
- Cadence and the Future of EDA (0篇回复)
- CIC Introduction to Dracula Verification Training Manual 110PPT (1篇回复)
- CADENCE ASSURA(TM) RCX EXTRACTION SOLUTION (1篇回复)
