- Mentor Graphics Calibre Verification User’s Manual 735pdf (0篇回复)
- 综合过程Design Compiler 92DOC (0篇回复)
- 系统设计调查：ASIC重点 (0篇回复)
- 逻辑综合关键路径 (0篇回复)
- MIPS32™ Architecture For Programmers Volume I Introduction to th (4篇回复)
- MIPS32™ Architecture For Programmers Volume II The MIPS32™ Ins (7篇回复)
- FPGA Synthesis with the Synplify ProÒ Tool (2篇回复)
- UMC 0.18mm Process High-Speed Dual-Port SRAM (HS-SRAM-DP) Generator User Manu (1篇回复)
- Table Lookup Delay Model Tutorial (3篇回复)
- Asynchronous & Synchronous Reset (1篇回复)
- NVIDIA深入大规模芯片设计全过程 (2篇回复)
- 数位系统实验 (2篇回复)
- Synthesizing DSP (1篇回复)
- RTL Coding Styles That Yield Simulation and Synthesis Mismatches (1篇回复)
- ASIC DESIGN METHODOLOGY (1篇回复)
- SystemVerilog - Is This The Merging of Verilog & VHDL (2篇回复)
- Nonblocking Assignments in Verilog Synthesis, Coding Styles That Kill (1篇回复)
- State Machine Coding Styles for Synthesis (1篇回复)
- ISSUES ON TIMING AND CLOCKING (0篇回复)
- Synthesis and Scripting Techniques for Designing Multi-Asynchronous Clock Des (1篇回复)
- Verilog Coding Styles For Improved Simulation Efficiency (1篇回复)
- Simulation and Synthesis Techniques for Asynchronous FIFO Design with Asynchr (0篇回复)
- Coding And Scripting Techniques For FSM Designs With Synthesis-Optimized,Glit (0篇回复)
- A Proposal To Remove Those Ugly Register Data Types From Verilog (0篇回复)
- full_case parallel_case, the Evil Twins of Verilog (0篇回复)
- Motorola EKV v2.6 Parameter Extraction Tutorial (0篇回复)
- BSIM3v3 Key Parameter Extractions for Efficient Circuit Designs (0篇回复)
- Cadence Tutorial B Layout DRC Extraction and LVS Create (0篇回复)
- SYNOPSYS Chip Finishing Methodology In IC Compiler (2篇回复)
- Computer-Aided Design for Manufacturability (1篇回复)
- 集成电路CAD (1篇回复)
- Hercules 的物理验证 (2篇回复)
- DRC and LVS Command Files Status (2篇回复)
- LVS规则检查简要指南 (1篇回复)
- High-Level Synthesis of VLSIs (1篇回复)
- Digital IP Authoring (1篇回复)
- LVS的dracula查错流程 (0篇回复)
- CMOS Circuit Design, Layout, and Simulation 1214PDF (0篇回复)
- 版图设计 (0篇回复)
- Layout-based Logic Decomposition for Timing Optimization (0篇回复)
- IC產業的明日之星 -- IP (0篇回复)
- IC设计 (0篇回复)
- A Graph-Partitioning-Based Approach for Multi-Layer Constrained Via Minimizat (0篇回复)
- Addressing Optimization for Loop Execution Targeting DSP with Auto-Increment (0篇回复)
- Integrating Logic Retiming and Register Placement (0篇回复)
- Performance-Optimal Clustering with Retiming for Sequential Circuits (0篇回复)
- Standard Cell Libraries (0篇回复)
- Circuit Simulation with HSPICE (0篇回复)
- A Hardware Implementation of the Blowfish Cipher (0篇回复)
- A Timing-Driven Soft-Macro Resynthesis Method in Interaction with Chip Floorp (0篇回复)
- Array Allocation Taking into Account SDRAM Characteristics (0篇回复)
- Principles of Digital Design floating-point number addition (0篇回复)
- A Hardware Accelerator IP for EBCOT Tier-1 Coding in JPEG2000 Standard (0篇回复)
- 浙江大学 ESD与TCAD仿真 163ppt (0篇回复)
- 浙江大学 Foundation of On-chip ESD Protection (0篇回复)
- 清华大学 Computer Science 157ppt (0篇回复)
- 西安电子科技大学 半导体物理 半导体表面 (0篇回复)
- 西安电子科技大学 半导体物理 半导体中载流子的输运现象 (0篇回复)
- 西安电子科技大学 半导体物理 半导体中的平衡与非平衡载 (0篇回复)
- 西安电子科技大学 半导体物理 半导体晶体结构和缺陷 (0篇回复)
- 厦门大学嘉庚学院 直流分析 (0篇回复)
- 厦门大学嘉庚学院 PSPICE电路结构描述 (0篇回复)
- 浙大微电子研究所 ASIC DESIGN-Synthesis (0篇回复)
- 浙大微电子研究所 基于Encounter软件的布局布线 (0篇回复)
- 浙大微电子研究所 Hspice Spectre 介绍 (0篇回复)
- 浙大微电子研究所 专用集成电路概念及设计流程 (0篇回复)
- 浙大微电子研究所 专用集成电路设计技术基础 (0篇回复)
- 浙江大学 发展和变化中的集成电路产业 (0篇回复)
- Four State Asynchronous Architectures (0篇回复)
- Area-Efficient Instruction Set Synthesis for Reconfigurable System on Chip De (0篇回复)
- Simultaneous Shield Insertion and Net Ordering for Capacitive and Inductive C (0篇回复)
- Crosstalk Driven Routing Resource Assignment (0篇回复)
- MOUSETRAP Ultra-High-Speed Transition-Signaling Asynchronous Pipelines (0篇回复)
- Re-configurable Bus Encoding Scheme for Reducing Power Consumption of the Cro (5篇回复)
- Post-Layout Leakage Power Minimization Based on Distributed Sleep Transistor (6篇回复)
- HDL-Based Layout Synthesis Methodologies (1篇回复)
- Instruction Encoding Synthesis for Architecture Exploration using Hierarchica (2篇回复)
- Interconnect complexity-aware FPGA placement using Rent's rule (1篇回复)
- A transformation based algorithm for reversible logic synthesis (5篇回复)
- A Novel Timing-Driven Global Routing Algorithm Considering Coupling Effects f (3篇回复)
- samsung An MTCMOS Design Methodology and Its Application to Mobile Computing (4篇回复)
- CADENCE Virtuoso Schematic Composer User Guide 842PDF (17篇回复)
- A Logic-aware Layout Methodology to Enhance the Noise Immunity of Domino Circ (1篇回复)
- dsp设计 高速数字设计 HIGH-SPEED DIGITAL DESIGN 374PDF (6篇回复)
- Floating Gate Devices Operation and Compact Modeling－2004 148PDF (3篇回复)
- MOS原理圖解 (1篇回复)
- On-Chip Inductance Cons & Pros (1篇回复)
- Floorplanning of Pipelined Array Modules using Sequence Pairs (1篇回复)
- IP Core Design (1篇回复)
- Logic Optimization by Output Phase Assignment in Dynamic Logic Synthesis (0篇回复)
- Matching-Based Algorithm for FPGA Channel Segmentation Design (0篇回复)
- Design Methodologies for System-on-A-Chip (0篇回复)
- Business Trends and Design Methodologies for IP Reuse (0篇回复)
- Codesign of Embedded Systems (0篇回复)
- CMOS反相器原理 (0篇回复)
- MOS數位電路動作原理 (0篇回复)
- 半導體製程動畫模擬 (0篇回复)
- CAD Techniques for IP-Based and System-On-Chip Designs (0篇回复)
- astro User Guide (0篇回复)
- vcs 简明教材 (1篇回复)
